Tipsa dina vänner om produkten:
Advanced HDL Synthesis and SOC Prototyping Taraate 1st ed. 2019 edition
Pris
SEK 1.759
Beställningsvara
Förväntad leverans 23 nov - 1 dec
Julklappar kan bytas fram till 31:e januari
Få avisering om nya utgåvor med Taraate
Lägg till din iMusic-önskelista
eller
Advanced HDL Synthesis and SOC Prototyping
Taraate
This book describes RTL design using Verilog, synthesis and timing closure for System On Chip (SOC) design blocks. It covers the complex RTL design scenarios and challenges for SOC designs and provides practical information on performance improvements in SOC, as well as Application Specific Integrated Circuit (ASIC) designs.
795 pages, 80 Illustrations, color; 60 Illustrations, black and white; V, 795 p. 140 illus., 80 illu
| Media | Böcker Bok |
| Releasedatum | 18 januari 2019 |
| ISBN13 | 9789811087752 |
| Utgivare | Springer Verlag, Singapore |
| Antal sidor | 307 |
| Mått | 150 × 220 × 20 mm · 612 g |