A Hdl & Verilog Code: Simulated Output - Manjunatha S. - Böcker - LAP LAMBERT Academic Publishing - 9783848423248 - 21 mars 2012
Om omslag och titel inte matchar är det titeln som gäller

A Hdl & Verilog Code: Simulated Output

Pris
SEK 559

Beställningsvara

Förväntad leverans 31 jul - 10 aug
Få avisering om nya utgåvor med Manjunatha S.
Lägg till din iMusic-önskelista
eller

Inte betygsatt ännu

In electronics, a hardware description language or HDL is any language from a class of computer languages, specification languages, or modeling languages for formal description and design of electronic circuits, and most-commonly, digital logic. It can describe the circuit's operation, its design and organization, and tests to verify its operation by means of simulation. HDLs are standard text-based expressions of the spatial and temporal structure and behaviour of electronic systems. Like concurrent programming languages, HDL syntax and semantics includes explicit notations for expressing concurrency. However, in contrast to most software programming languages, HDLs also include an explicit notion of time, which is a primary attribute of hardware. Languages whose only characteristic is to express circuit connectivity between hierarchies of blocks are properly classified as netlist languages used on electric computer-aided design (CAD).

Media Böcker     Pocketbok   (Bok med mjukt omslag och limmad rygg)
Releasedatum 21 mars 2012
ISBN13 9783848423248
Utgivare LAP LAMBERT Academic Publishing
Antal sidor 132
Mått 150 × 8 × 226 mm   ·   215 g
Språk Tyska